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and so the  ratio 
- = -  I d  1 ( V ,  + V , )  (3) 
gm n 
should  give  a  straight  line  when  plotted on 
linear  scales as  a  function of V,. Further,  the 
pinch-off voltage and the exponent are ob- 
tained  irectly as  the  intercept on the 
voltage  axis  and  the  reciprocal  slope of the 
straight line. 
Plots of (3)  for pn junction FET's of 
various structures are shown in Fig. 1, and 
the resulting  values of V ,  and n are given in 
Table I. It is seen that the experimental 
points do indeed define straight lines quite 
closely, thus  vindicating  the  postulated 
power-law  relation of (1). Moreover,  the 
values of n obtained  are  reasonably close to 
2, thus lending weight to the simple theo- 
retical square-law derivation of the accom- 
panying  communication.  The  d parture 
from a straight line in some units near the 
pinch-off voltage is due  to  drain  leakage 
current,  and is the effect that  prevents  direct 
measurement of the pinch-off voltage. The 
maximum in I d / g m  that occurs a t  small 
positive gate voltages is to be expected on 
theoretical  grounds,  and is not  significant in 
determining the best-fit straight line over 
the range O< I V ,  I < V,. 
I t  is concluded that  the power-law rela- 
tion of (1) satisfactorily  represents  both 
theoretically  and  experimentally  the  transfer 
characteristics of an FET in the pinch-off 
region, and allows values of the pinch-off 
voltage  and  the  exponent  to be determined 
directly  from  experimental  measurements. 
A future  communication will show 
theoretically why the  values for the ex- 
ponent n obtained  experimentally  are so 
close to  the  value 2 derived  by  the  approxi- 
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#I 
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Crystalonics 1 alloy ~ 9.33  1 2 . 2 0  
610 
Motorola 
' (n-channel) 
MM 764 
(n-channel)/ FSP 401 
1.98 diffused 12 .68  Fairchild 
(9-channel) TIX 691 
2.15 diffused 1.70 Texas Instruments 
(n-channel)i 
2 .18  epitaxial 2.74 
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mate treatment in the accompanying com- 
munication. 
The authors wish to thank Texas In- 
struments  Inc.,  and  Motorola  Inc., who 
kindly supplied some of the units used for 
the measurments  here  reported. 
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A Simple Derivation of Field-Effect 
Transistor  Characteristics* 
In  the  conventional  treatment of thefield- 
effect transistor,  the first step is the specifica- 
tion of an  impurity profile that describes the 
nature of the  gate-channel  contact.  Solutions 
for  the  static  and  small-signal  character- 
istics are then valid only for the particular 
impurity profile chosen,  and  must be re- 
peated  from the beginning  for  different 
structures. 
The  purpose of this  communication is to 
present  a simple,  though  approximate, 
development of the  characteristics  of  an 
FET without  specifying  the  detailed  nature 
of the  structure.  The  charge-control a p  
proach  is used,',* and  it is shown that in  the 
pinch-off region the relation  between  the 
drain  current  and  the  gate-source  voltage is 
approximately square law. The results are 
applicable to all  gate-channel  structures, 
including  the  insulated  gate  types. 
The basic model of an n charinel F E T  
(field-effect transistor) is shown in Fig. 1. 
One-dimensional  current flow  in the  channel 
of length L is assumed to occur under the 
influence of a  drain-source  voltage vd and a 
gate-source  voltage V,. The  method  of soh- 
tion is to calculate  the  drain  current I d  from 
the  fundamental  charge-control  relation 
I d  = Q / T ~  where T~ is the  average  transit  time 
of the mobile carriers making up the total 
charge Q in transit  between  source  and  drain. 
The total mobile charge Q in the channel 
can  be  considered as made  up of two  parts: 
one  part, Q e ,  is the  charge which  would  exist 
in the absence of the gate structure; the 
other part, Q,, is the additional charge in- 
duced  by  a  gate  voltage. 
The basic simplifying assumption to be 
made is that  the  potential  drop  in  the  chan- 
nel is uniform so that the electric field is 
constant and equal to vd/L.  If the mobile 
carriers have constant mobility p, the  drift 
velocity is constant a t  p V d / L  and  the  transit 
time  is 7( 'L2/pVd.  The  drain  current is 
I d  = ( Q e  + QQ)/ . t  = Ge(1 f Q g / Q e ) v d  where 
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Gc=pQe/L2 is  identified  as  the  channel con- 
ductance in the absence of the gate struc- 
ture,  and in which the  additional  charge Qo 
may be expressed as  a  function of the  aver- 
age  voltage  between  gate  and  channel.  Un- 
der  the  assumption of constant  channel 
field, this average voltage is ( v,- v d / 2 )  
and the additional channel charge may be 
written Qu= C,( Vu - v d / 2 )  where C, r e p  
resents a capacitance which, under certain 
conditions, may be identified as the total 
gate  capacitance.  Hence  the  drain  current is 
given  by 
The  above  equation  describes  approximately 
the  drain  characteristics of the device in the 
region where the incremental  drain  con- 
ductance aId/avd is finite, as indicated in 
Fig. 2. From  the  above  equation,  the  drain 
conductance is 
which goes to zero when v d -  V,= Qc/C,. 
The  drain  current  for which the  drain  con- 
ductance is  zero is therefore  given as  a  func- 
tion of gate voltage by substitution of this 
condition on vd back  into (I), which  leads to 
If the  gate  voltage is  chosen so that 
V,= - Q c / C , ,  the  drain  current  is'zero  and 
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hence V,=Q./Cu is identified as the pinch- 
off voltage. To a first approximation,  there- 
fore, the  drain conductance is zero  when the 
drain voltage equals or exceeds V,+ V,. In 
normalized  form, (3) may  be  written 
Id = Z d O ( 1  f V,/vp!’ (4) 
where I d 0  is the  drain  current  in  the pinch- 
off region when V, = O .  Eq. (4) thus describes 
approximately the  drain  characteristics 
beyond pinch-off, as indicated in Fig. 2. 
The  transconductance gm in the pinch-off 
region is obtained from (3)  as g,=dId/dV, 
=G,(l+ VgCu/Qe), which shows the well- 
known result that the transconductance at 
zero-gate  voltage is equal  to  the  total  chan- 
nel conductance in the absence of the  gate 
structure. 
The  square-law  dependence of drain  cur- 
rent  upon  gate  voltage is only  approximate, 
not only because of the initial assumption 
of constant channel field, but also because 
the  capacitance C, in general  is  not  constant, 
but is a function of both V,  and vd. How- 
ever, when the drain voltage equals or ex- 
ceeds the pinch-off voltage, C, is essentially 
independent of Vdand hence theresult of ( 2 )  
is valid  when used to  obtain  the  character- 
istics  beyond pinch-off. Severtheless,  the 
parameters Id0 and V, in (4) in general re- 
main  dependent,  though  only weakly SO, 
upon Vu. 
The simple square-law functional rela- 
tion of (4) has been derived without speci- 
fication of the  channel  impurity profile or of 
the  nature of the  gate  contact,  and is valid 
for  negative V,/V, (p-n  junction  FET’s) 
and for either positive or negative V,/Vp 
(insulated-gate FET’s). Experimental sub- 
stantiation of this  power  law is presented in 
an  accompanying comm~nicat ion.~ 
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Nanovolt Transistor dc Amplifiers* 
The major limitation in the design of 
low-level transistor  dc amplifiers has  always 
been  considered to be the  drift  resulting  from 
the variations in parameters of transistors 
with temperature. In the differential con- 
figuration,  the null stability  has been  mainly 
limited by  the unavoidable  mismatch  in  the 
thermal coefficients of the  transistor  parame- 
ters. A considerable improvement has been 
achieved by  the use of a compensation cir- 
cuit.‘ However, the degree of compensation 
is again limited by the temperature differ- 
ential  between  the  transistors  and  the com- 
pensation  network. 
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We have developed a new type of dif- 
ferential  configuration, in  which the com- 
pensation is realized by  the  transistors  them- 
selves.z For this reason, this configuration 
may be referred to as ”self-compensating.” 
The  drift  can  be cancelled to such a degree 
that  the low-level limitation in transistor  dc 
amplifiers  eems now to  be  the low-fre- 
quency noise. 
For reasonably small source resistances 
and low operating collector currents,  the 
dominant  component of the  thermal  drift  in 
silicon transistors normally arises from the 
mismatch in the  temperature coefficients of 
the base-emitter  voltages.  This  temperature 
coefficient of VBE is predictable  on well- 
established  theoretical grounds, and, to a 
high  degree of accuracy,  it  depends  only  on 
VBE itself. Thus  it  appears  that  the  match 
of the  temperature coefficients of VBE should 
be improved  by  operating  the  two  transistors 
with  equal  base-emitter  voltages,  rather than 
with the conventional  procedure of using 
equal collector currents  and  matched collec- 
tor resistances. 
These  conditions of operation  with 
matched VBE can be realized in a floating  in- 
put stage as shown in  Fig. 1 where & is 
made equal to zero and & is adjusted in 
order to  have  the  same base voltages. The 
need for R, and the network containing & 
will appear  later.  The zero adjustment (Le . ,  
the condition  zero  output for  zero input sig- 
nal)  is realized by  unbalancing  the collector 
load  resistors  by  means of potentiometer %. 
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Fig. 1-A self-compensating dc amplifier. 
The use of a floating input  stage  is con- 
venient  since the common-mode  rejection 
factor is greatly affected by  circuit  un- 
balances.  Furthermore,  with a floating stage, 
the  common-mode signal will not affect the 
operating  conditions of the transistors. The 
common-mode  rejection  problem  can be 
taken  care of in the following stages. 
In this simple configuration and under 
the conditions of operation  described  above, 
2 We are familiar with similar work being done by 
D. Hilbiher of Fairchild Semiconductor. Palo Alto, 
fornia. Berkeley. 
Calif., and Prof. R. Black of the University of Cali- 
it  turns  out,  both in theory  and in fact, that 
the null stability is very little affected by 
power  supply  variations  and  by  the common- 
mode variations of VBE. The thermal drift 
is not  completely  cancelled,  however, be- 
cause  the  temperature coefficients of VEE are 
still slightly- unbalanced  and  the  other com- 
ponents of the thermal drift may be sig- 
nificant. At  any  rate,  the  thermal  drift is re- 
duced  typically  by a factor of 5 in compari- 
son with the drift occuring in the conven- 
tional  equal-current  operation. 
Further compensation can be achieved 
by taking advantage of the fact that the 
temperature coefficient of VBE depends on 
VBE. Thus,  by  operating  the  two  transistors 
a t  slightly different base-emitter voltages, 
it is possible to equalize their temperature 
coefficients, and  even  better,  it  is possible to 
cancel the over-all thermal drift due to all 
components. 
These  conditions of operation  can be 
realized by unbalancing potentiometer Re. 
Again, & is adjusted to equalize the base 
voltages  and R, is adjusted for zero output. 
However,  with  such a procedure, the 
effects of power supply variations may be- 
come significant. Power supply compensa- 
tion  can  be  achieved  by  further  unbalancing 
the collector resistances and correcting the 
zero offset with Rb. I t  should  be  noted  that 
there  are  interactions between the different 
effects so that much care  must be taken  to 
determine  the  compensating  elements. 
Thus, with the four potentiometers R,,, 
&, R, and Rd, the circuit possesses four de- 
grees of freedom. I t  is possible, by a sys- 
tematic  procedure, to  satisfy  the  four follow- 
ing  conditions: 
1) Zero output for  zero  input voltage. 
2 )  Zero output for zero  input  current. 
3) Compensation  for  temperature  varia- 
4) Compensation  for  power  supply 
In  the realization of this  circuit, we have 
used matched high  gain (8>200) transistors 
constructed on the  same  header  (dual 
matched 2S2484’s supplied by  Fairchild 
Semiconductor),  metal film resistors and 
wire wound potentiometers, and a mercury 
cell as a power supply. The compensation 
conditions  could be achieved  with  relatively 
slight  unbalances  in the circuit. 
-4 thermal  drift of less than 0.05 pvcv/”C 
referred to  the  input  has been  achieved. 
Power  supply  variation of 1 per  cent  has l ed  
to  an equivalent  input  drift less than 0.2 pv. 
Over-all drift less than 0.4 pv  over  extended 
periods of time  has been  observed. 
It appears then that the low-frequency 
fluctuations which were of the order of 0.5 pv 
peak to peak will dictate  the low-level limita- 
tions  in  transistor  dc  amplifiers. 
Further  studies of the low-frequency 
noise and  its  bias  dependence  are in progress. 
There  appears  to be reasonable  hope  for re- 
ducing  long-term  drift  and noise to  the order 
of 200 nanovolts while maintaining band- 
widths greater than 10 kc/sec. A more de- 
tailed  discussion and  experimental  results 
will be  presented in a future  paper. 
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